Abstract -The over sampling technique has been shown to increase the SNR and is used in many high performance system such as in the ADC for audio and DAT systems. This paper presents the design of the decimation and its VLSI implementation which is the subcomponent in the over sampling technique. The design of three main units in the decimation stage that is the Cascaded Integrator Comb (CIC) filter, the associated half band filters and the droop correction are also described. The Verilog HDL code in Xilinx ISE environment has been derived to describe the CIC filter properties and downloaded in to Virtex II FPGA board. In the design of these units, we focus on the trade-off between the speed improvement and the power consumption as well as the silicon area for the chip implementation.
I. INTRODUCTION
The most popular A/D converters for audio applications are realized based on the use of over sampling and sigma-delta (Z/A) modulation techniques followed by decimation process [1] .
Oversampled Sigma delta (Z/A) modulator provides high resolution sample output in contrast to the standard Nyquist sampling technique. However at the output, the sampling process is needed in order to bring down the high sampling frequency and obtain high resolution. The CIC filter is a preferred technique for this purpose. In 1981, Eugene Hogenauer [2] invented a new class of economical digital filter for decimation called a Cascaded Integrator Comb filter (CIC) or recursive comb filter. This filter worked with sampling frequency of 5 MHz. Additionally the CIC filter does not require storage for filter coefficients and multipliers as all coefficients are unity [3] . Furthermore its onchip implementation is efficient because of its regular structure consisting of three basic building blocks, minimum external control and less complicated local timing is required and its change factors is reconfigurable with the addition of a scaling circuit and minimal changes to the filter timing. It is also used to perform filtering of the out of band quantization noise and prevent excess aliasing introduced during sampling rate decreasing. Hence enhanced high speed will be key issue in chip implementation of CIC decimators. In 1998, Garcia [4] The two half band filters [6] are used to reduce remain sampling rate reduction to the Nyquist output rate. First half band filter and second half band filter make the frequency response more flat and sharp similar to ideal filter frequency response. Droop correction filter is allocated to compensate pass band attenuation which is created by the CIC filter. The frequency response of overall system will be shown in section V. Table 1 shows filter specification in decimation process. N, M and R are parameters to determine the register length requirements necessary to assure no data loss. Equation (1) can be express as follow:
k=O k=O
From the equation, the maximum register growth/width, Gmax can be expressed as:
In other word, Gmax is the maximum register growth and a function of the maximum output magnitude due to the worst possible input conditions [2] .
If the input data word length is Bin , most significant bit (MSB) at the filter output, Bmax is given by:
In order to reduce the data loss, normally the first stage of the CIC filter has maximum number of bit compared to the other stages. Since the integrator stage works at the highest oversampling rate with a large internal word length, decimation ratio and filter order increase which result in more power consumption and speed limitation. Figure  4 shows pipeline CIC filter structure when truncation is also applied. In the pipelined structure, no additional pipeline registers are used in integrator part. So that hardware requirement is the same as in the non-pipeline [7] . The CIC decimation filter clock rate is determined by the first integrator stage that causes more propagation delay than any other stage due to maximum number of bit. So it is possible to use a higher clock rate for a CIC decimation filter if a pipeline structure is used in the integrator stages, as compared to nonpipelined integrator stages. The clock rate in integrator section is R times higher than in the comb section. Previously, the pipeline structure for CIC filter was applied just for integrator part since the maximum clock rate is determined by the integrator. The above architecture showed that the maximum throughput was increased by 20 MHz when the pipeline structure is used for all the CIC parts consisting of integrator, comb and down sampler.
C. Modified Carry look-ahead Adder (MCLA)
The other technique to increase speed is using Modified Carry Look-ahead Adder. The Carry Look-ahead adder (CLA) is the fastest adder which can be used for speeding up purpose but the disadvantage of the CLA adder is that the carry logic is getting quite complicated for more than 4 bits so Modified Carry Look-ahead Adder (MCLA) is introduced to replace as adder. This improve in speed is due to the carry calculation in MCLA. In the ripple carry adder, most significant bit addition has to wait for the carry to ripple through from the least significant bit addition. Therefore the carry of MCLA adder has become a focus of study in speeding up the adder circuits [8] . The 8 bit MCLA structure is shown in Figure 5 . Its block diagram consists of 2, 4-bit module which is connected and each previous 4 bit calculates carry (6) The most important equations to obtain carry of each stage have been defined as below:
C1 =go + (po -co) (7) C2 = 91 + (P1i go) + (Pi -Po -CO) (8) C3 g2 + (P2 g1) + (P2 'P1 go0) + (P2 'P1 Po.cO) (9) C4= g3 + (p3.g2) + (p3 *P2 g1) + (P3 *P2 p1P g0) + (p3 .P2 Pp1 'Po 'Co) After the sigma delta modulator, the sampling rate must be reduced to 48 KHz which is the Nyquist sampling rate. This is carried out in 4-stages. The first stage involves the reduction of the sampling frequency by the decimation factor of 16. This is done by the CIC filter.
The remaining 3 stages involve the reduction of the sampling frequency by the decimation factor of 2 only which are carried out by the first half band, droop correction and the second half band respectively. Figure 6 illustrate the frequency response of the overall decimation filter when the sampling frequency is 6.144 MHz. 6 The frequency response of overall decimation filter Figure 7 shows the Droop correction filter result. This filter design a low pass filter with pass band having the shape of inverse the CIC filter frequency response. So it compensates amplitude droop cause of the CIC filter and makes whole system frequency response flat. Figure 8 shows the measured baseband output spectra before (Figure 8(a) ) and after ( Figure 8(b) ) the decimation functions.
--~~~~~~~~~~~~~~~~~~~~~~~~~~~~~- The CIC filter Verilog code was written and simulated by Matlab software. The signal to noise ratio is 141.56 dB in sigma delta modulator output and it is increased to 145.35 dB in the decimation stages. To improve the signal to noise ratio, word length of recursive CIC filter should be increased but the speed of filter calculation is also decreased.
The chip layout on Virtex II FPGA board has been shown in Figure 9 . Fig. 9 The core layout on FPGA board V. CONCLUSION Recursive CIC filters have been designed and investigated. Enhanced high Speed CIC filters was obtained by three ways. The pipeline structure, using the modified carry look-ahead adder (MCLA) and truncation lead us to have high speed CIC filter with the maximum throughput of 190 MHz. The evaluation indicates that the pipelined CIC filter with MCLA adder is attractive due to high speed when both the decimation ratio and filter order are not high as stated in the Hogenauer Comb filter. Since the first stage of the CIC filter require maximum word length and also because of the recursive loop in its structure, the reduction in power consumption is limited by the throughput. Thus the truncation will reduce the power consumption and the number of calculation. The power consumption computed using CAD tools (Cadence and Synopsys) and 0.18 pm Silterra technology library gives 3.5 mW power consumption at maximum clock frequency.
